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1. Introduction
The discrete wavelet packet transform (DWPT) as a generalization of the standard wavelet
transform provides a more flexible choices for time–frequency (time-scale) representation of
signals [1] in many applications, such as the design of cost-effective real-time multimedia
systems and high quality audio transmission and storage. In parallel to the definition of the
ISO/MPEG standards, several audio coding algorithms have been proposed that use the
DWPT, in particular, adaptive wavelet packet transform, as the tool to decompose the signal
[2],[3]. In practice, DWPT are often implemented using a tree-structured filter bank [2], [3],[4].
The DWPT is a set of transformations that admits any type of tree-structured filter bank, that
provides a different time–frequency tiling map. Many architectures have been proposed for
computing the discreate wavlet transform in the past. However, it is not the case for the DWPT.
There are very few papers regarding the development of specific architectures for the DWPT.
In [5] is designed a programmable DWPT processor using two-buffer memory system and a
single multiplier–accumulator (MAC) to calculate different subbands. Method [6] exploits the
in-place nature of the DWPT algorithm and uses a single processing element consisting of
multipliers in parallel and adders for each low-pass and high-pass filters – wavelet butterflies
(is the number of filter taps) to increase the throughput. In [7] is also proposed a folded
pipelined architecture to speed up the throughput. It consists of MACs communicated by
memory banks to compute each level of the total decomposition levels.
© 2013 Petrovsky et al.; licensee InTech. This is an open access article distributed under the terms of the
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unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
Applying the lifting scheme [8] for the construction of wavelets filter bank allows significantly
reduce the number of arithmetic operations that are necessary to compute the transform. A
folded parallel architecture for lifting-based DWPT was presented in [9]. It consists of a group
of MACs operating in parallel on the data prestored in a memory bank. In [10] is proposed an
architecture using a direct implementation of a lifting-based wavelet filter to perform one level
of DWPT at a time. The main drawback of these existing architectures is that they all use
memory to store the intermediate coefficients and involve intense memory access during the
computation. A recursive pyramid algorithm based folded architecture for computing lifting-
based multilevel DWPT is presented in [11]. However, the scheduling and control complexity
is high, which also introduce large numbers of switches, multiplexers and control signals. The
architecture is not regular and need to be modified for different number of level of DWPT
computation. A folded architecture for lifting-based wavelet filters is proposed in [12] to
compute the wavelet butterflies in different groups simultaneously at each decomposition
level. According to the comparison results, the proposed architecture is more efficient than the
previous proposed architectures in terms of memory access, hardware regularity and sim‐
plicity, and throughput. It is necessary to notice, that the architecture of the given processor is
effective only for calculation of full tree DWPT. Here there is no technique of management for
DWPT with best tree searching.
Algorithm transformation techniques have been employed in high-speed DSP system design
is presented in [13]. All of the above mentioned techniques are applied during the processor
design phase and their implementation is time invariant. Therefore, this class of signal
processing techniques is referred as static techniques. Recently, dynamic techniques both of
the circuit level and algorithmic level have been proposed [14]. These techniques are based on
the principles that the input signal is usually non-stationary, and hence, it is better (from a
coding perspective) to adapt the algorithm and architecture to the input signal. Such systems
are referred to as reconfigurable signal processing systems [15],[16]. The key goal of these
techniques is to improve the algorithm performance by exploiting variability in the data and
channel.
Our approach is to design of dynamic algorithm transform (DAT) for design of application-
specific reconfigurable lifting-based DWPT pipeline processor, in particular, for audio signal
processing in real-time. The principle behind DAT techniques is to define parameter of input
audio signals (subband entropy) and output encoded sequences (subband rate) for the given
embedded processor architecture. Adaptive wavelet analysis for audio signal processing
purposes is particularly interesting if the psychoacoustic information is considered in the
DWPT decomposition scale. Due to the lack of selectivity of wavelet filter banks, the psycho‐
acoustic information is computed in the wavelet domain.
2. Flexible tree structured signal expansion based on DWPT
DWPT algorithm is a generalization of the discrete wavelet transform that can be represented
as a filter bank with a tree structure [3] (see figure 1). Within a given node number n of the tree
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at any level l  (n =  0 .. .2l -1, l∈Z ) input xl , n,k , (k– signal samples) is separated by low-frequency
(LF) xl+1,2⋅n,k  and high frequency (HF) xl+1,2⋅n+1,k  components using a pair of wavelet filters h (z)
and g(z) with finite impulse response (FIR), after which each subband signal down-sampling
by factor of two. Function block that implements this separation of the input signal is called a
dual-channel filter bank analysis.
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Figure 1. DWPT tree structure (left) and dual-channel filter bank – wavlet baterfily (right)
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Figure 2. DWPT tree structure examples and corresponding magnitude response of then filter bank
Thus, a specific node (l , n) corresponds to the frequency range (n ⋅2-l , (n + 1)⋅2-l), normalized
to the Nyquist frequency ( f N ). At each level of decomposition frequency resolution increases
twice, but twice the resolving power decreases over time. DWPT is a complete decomposition
of the signal in the low and high frequencies. Variation of the resolution in frequency and time
domains allows for a more detailed decomposition, for example, in the lower frequencies,
which leads to an increase in the frequency resolution and reduced over time. This feature has
adapted DWPT. The advantage is the ability to DWPT sufficiently flexible selection of tree
decomposition (see figure 2), based on the nature of the signal. The choice of tree structure can
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be performed based on pre-known features of the signal, and executed dynamically, "ar‐
ranged" for the current frame processing [2].
3. Dynamic transformation of DWPT decomposition
We present adaptive DWPT tree derived via DAT’s. The principle behind DAT is to define
parameter of input signals (subband entropy) and output sequences (subband rate) for the
given embedded processor architecture. In other hands, DAT techniques is to construct a
minimum cost subband decomposition of DWPT by maximizing the minimum masking
threshold (which is limited by the perceptual entropy (PE)) in every subband for the given
embedded processor architecture and temporal resolution. Achieving this purpose, we
suppose that the tree structure of DWPT decomposition is adapted, as closely as possible, to
the critical bands (CB - WPD : (l , n)∈ECB) as shown in [14]. For the DWPT tree structure Ei the
information density H  belong to tree Ei is estimated as
H Ei = ∑∀(l ,n)∈Ei ∑k wEi(k )⋅ ln(wEi(k )), (1)
where
wEi(k )=
|xl ,n ,k |
∑
∀(l ,n)∈Ei
|xl ,n ,k | , (2)
here xl ,n,k  are wavelet coefficients, l  is a decomposition level, n is the node number of decom‐
position level, k  is the index of the current wavelet coefficient of the node (l , n). H Ei is estimates
based on the wavelet coefficients of terminated nodes (nodes is a grey area in a figure 3).
The growing decision for DWPT tree based on the given H  is being taken in terms of allowing
the further decomposition of the WP tree can be expressed as:
H Ei < H Ei -1. (3)
If (3) is true we continue the subband splitting process in DWPT tree, otherwise the suboptimal
decomposition for the given frame of signal is founded.
The subband splitting process is managed based on the estimated values of PE  in parent and
child nodes of current DWPT tree structure. PE  estimation is described in [17],[18],[19] and
expressed as
PE l ,n = ∑k=0
Kl ,n-1 log2(2 n int(SMR l ,n,k ) + 1), (4)
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Figure 3. DWPT tree growing process
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Figure 4. DWPT tree structure creation and corresponding time-frequency tilling map
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where SMR l ,n,k  is a ration between the absolute value of the wavelet coefficients xl ,n,k  in a
subbabnd of tree Ei (node (l , n)), and the corresponding masking threshold T l ,n, which is
linearly spread among the K l ,n coefficients xl ,n,k , k = {0, K l ,n} of node (l , n). The large magnitude
of SMR l ,n,k  determines node (l , n) significance for PE  formation.
Each allowed parent node (l , n) is split on two child nodes (l + 1,2n) and (l + 1,2n + 1), if and
only if the sum of PEl+1,2n and PEl+1,2n+1 in the child nodes less than in the current node
PEl ,n, that can written as.
PE l ,n > PE l+1,2n + PE l+1,2n +1. (5)
Schematically the DWPT tree growing process is shown in the figure 3. The example of
dynamic DWPT tree structure growing level by level based on H  and corresponding time-
frequency tilling map are demonstrated in the figure 4.
Applying the information density H , the perception entropy PE , the limited WP tree structure
CB - WPD and the maximum allowed computation resource together in DWPT growing
procedure allows us to found suboptimal solution for input signal analysis on the given
hardware architecture.
4. DWPT implementation based on lifting scheme
4.1. Factoring wavelet filters in to lifting steps
In the tree-based scheme of the DWPT, each node of the tree consists of a two-channel filter
bank. Each node can be broken down into a finite sequence of simple filtering steps, which are
called lifting steps or ladder structures. In [20] for two-channel filter bank proposed a method
of transition from the implementation on the basis of FIR filters to architecture at the based on
lifting scheme. The decomposition is essentially a factorization of the polyphase matrix of the
wavelet filters into elementary matrices. As discussed in [20], the lifting steps scheme consists
of three phases: the first step splits the data into two subsets: even and odd; the second step
recalculates the coefficients (high-pass) as the failure to predict the odd set based on the even;
finally the third step updates the even set using the wavelet coefficients to compute the scaling
function coefficients (low-pass). This method allows to reduce on halve the number of
multiplications and summations. In terms of the z-transform transition to the implementation
of the filter bank based on the lifting scheme can be viewed in two steps.
The first step is to move towards the implementation of polyphase filtering algorithm [20]. The
process of calculating the LF and HF components of the signal xl ,n,k  in any node of the tree can
be written as the following expression:
X l+1,2n(z) X l+1,2n+1(z) = X l ,ne (z) z -1X l ,no (z) ⋅ P˜, (6)
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where X l+1,2 n(z) and X l+1,2 n+1(z) are z-representation in the field of low and high frequency
components, X l , ne (z), and X l ,no (z) are representation of sequences, respectively, consisting of the
even and odd samples the input sequence xl ,n,k , P˜ is a polyphase matrix that can be written as
P˜=  
h˜ e(z) g˜ e(z)
h˜ o(z) g˜ o(z) . (7)
The elements h˜ e(z), h˜ o(z) and g˜ e(z), g˜ o(z) of polyphase matrix from (7) are in the following
dependence to the original coefficients of low-pass h˜ (z) and high-pass g˜(z) wavelet filters
correspondingly:
h˜ (z)=  h˜ e(z 2) + z -1h˜ o(z 2), (8)
g˜(z)=  g˜ e(z 2) + z -1g˜ o(z 2). (9)
This approach does not give the gain to the computational cost, but the hardware implemen‐
tation allows us to reduce the operation frequency in double in compare with input data rate
due to parallel computation (see figure 5).
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Figure 5. The transition to the polyphase implementation of analysis filter bank
s1(z) s2(z) s3(z) t1(z) t2(z)
b0 3.1029 -5.1995 0.3141 0.0763 -3.1769
b1 0 1.6625 0 -0.2920 -0.0379
u 0 -1 -3 1 3
Table 1. The parameters of lifting scheme for db4 (8 taps)
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The second step is a factorization of the polyphase matrix into simpler triangular matrices. The
result is, in a general, the original matrix P˜ that can be expressed as
P˜=∏
i=1
I /2 ( 1 s˜i(z)0 1 1 0t˜ i(z) 1 ) c1 00 c2 , (10)
where I  is the number of elementary triangular matrices derived from the factorization of
polyphase matrices; s˜ i(z) and t˜ i(z) are low-order polynomials; c1, c2 are real coefficients. In
general, the polynomials s˜ i(z) and t˜ i(z) can represented as (b0 + b1z -1)z u, where b0, b1 are
constants, u is the integer exponent. For example, the b0, b1 and u parameters of lifting scheme
for db4 wavelet mother function are presented in table 1. K1 and K2 are equal -0.1202 and
-8.3192 correspondingly. For fixed point DWPT implementation an arithmetic with an
arbitrary number of integer and fractional bits is used as proposed in [21],[22]. The advantage
of this number representation is the fact that it can be realized using conventional integer
arithmetic resource.
The scaling X l+1,2n(z) and wavelet X l+1,2n+1(z) coefficients relative to the input signal X l ,n(z) in
z domain are two-channel analysis filter bank results in according to (6) and (10) can be written
as follows:
X l+1,2n(z) X l+1,2n+1(z) = X l ,n,e(z) X l ,n,o(z) ×∏
i=1
I /2 ( 1 s˜i(z)0 1 1 0t˜ i(z) 1 ) c1 00 c2 , (11)
where X l ,n,e(z) and X l ,n,o(z) are z-representation of two sequences consisting of even and odd
samples of the input signal xl ,n,k . The block diagram for the direct implementation of two-
channel analysis filter bank based on lifting scheme is shown on figure 6.
z-1
Xl,n(z)
s1(z) t1(z) sI(z)
+
+
+
…
c1
c2…
… Xl+1,2n(z)
Xl+1,2n+1(z)
Xel,n(z)
Xol,n(z)
2
2
~ ~ ~
Figure 6. Block diagram of two-channel analysis filter bank based on the lifting scheme
The inverse decomposition of a two-channel filter bank in the same terms can be expressed as
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X^ l ,ne (z) z -1X^ l ,no (z) = X l+1,2n(z) X l+1,2n+1(z)
1 / c1 0
0 1 / c2 ∏i=I /2
1 ( 1 0- t˜ i(z) 1 1 -s˜i(z)0 1 ), (12)
and corresponding block diagram of two-channel synthesis filter bank based on the lifting
scheme shown in a figure 7.
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2
2 + Xl,n(z)ˆ
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ˆ
ˆ
Figure 7. The block diagram of two-channel synthesis filter bank based on lifting scheme
According to the block diagram (see figure 7), the synthesis procedure is implemented as
follows: at first, the input coefficients X l+1,2n(z) and X l+1, 2n+1(z) of each channel are multiplied
on the coefficients 1 / c1, 1 / c2 correspondingly, at second, two-channel synthesis filter bank
implements the inverse operations of algorithm analysis. This implementation uses the same
polynomial s˜ i(z) and t˜ i(z) from (10) with opposite signs. Reconstructed signal X l , n(z) is
obtained from the calculating sequences X l ,ne (z), X l ,no (z).
Together the analysis and synthesis filter bank implementation based on lifting scheme is
required the same number of operations (summation and multiplication) in compare with
analysis only implementation based on regular FIR filter implementation.
4.2. The algorithm implementation based on fixed-point variable format arithmetic
A number of the target application requirements (work in real time, greater throughput, and
other) make it necessary to use fixed-point arithmetic to perform the specified computation.
With the implementation of two-channel filter bank based on lifting structures using integer
arithmetic, the number of difficulties arise, related to the fact that values of the coefficients of
the polynomials si(z) and ti(z) can take both fractional and great integer values (that is well-
known negative effect of polyphase matrix factorization). This feature causes to an increase of
the arithmetic units and the word length of internal registers. Therefore, in this paper for the
implementation of the algorithm DWPT on fixed-point arithmetic the approach based on [21],
[22] is used, according to which the format of the numbers involved in the intermediate
computation, is variable. This method assumes that the number of bits to be allocated under
the integer and fractional parts of numbers in the different nodes of the algorithm is different.
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In accordance with this approach, any number represented in two's complement fixed-point
format, is given in the form of expression:
a =ma ⋅2ex pa,   where ma =(-1)s + ∑
i=0
wl-2 ai ⋅2i-wl+1. (13)
Here, ma– value of the number presented in two's complement code that is interpreted as a
fraction in the range -1,1); ex pa – the order of the scaling factor 2ex pa; ai - value of the i-th bit of
the number equal to 0 or 1; s – the sign bit; wl  – the word length. Thus for intermediate data
in different nodes of the algorithm its value ex pais determined. So, depending on the ex pa value
the redistribution of bits for fractional and integer part of number at different sites of the
algorithm is produced (see figure 8).
Figure 8. Data format in fixed-point arithmetic with variable word length
For a given in (13) format, the operations of addition and multiplication of a and b
(ex pb ≥  exp _a) are defined as
с=a + b =mc ⋅2ex pc = (ma ⋅2ex pa-ex pb + mb)⋅2ex pb, (14)
c =a ⋅b =mc ⋅2ex pc =ma ⋅mb ⋅2ex pa+ex pb. (15)
The figure 9 schematically illustrates the process of performing operations described above in
(14) and (15).
In this paper a generic set of processing elements is proposed to implement of analysis and
synthesis banks on the lifting structures using variable arithmetic format (see table 2). In this
table xe k , xo k  – input values, and ye k ,  yo k  – output values, respectively, in the upper
and lower channels filter bank analysis (synthesis) in the k  -th time value. The parameters
s0,  s1,  s2 define the arithmetic shift values. These parameters are computed according to (14)
and (15) for each node of the algorithm.
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Analysis bank Syntesis bank
Symbol Computational operations Symbol Computational operations
S1 ye k = xe k ;
yo k = xo k ≫ s0 + (xe k ⋅mb 0)≫ s1
S1-1 ye k = xe k ;
yo k = (xo k - (xe k ⋅mb 0)≫ s1)≪ s0
S2 ye k = xe k ;
yo k = xo k ≫ s0 + (xe k ⋅mb 0)≫ s1 +
+(xe k - 1 ⋅mb 1)≫ s2;
S2-1 ye k = xe k ;
yo k = (xo k - (xe k ⋅mb 0)≫ s1 -
-(xe k - 1 ⋅mb 1)≫ s2))≪ s0
T1 ye k = xe k ≫ s0 + (xo k ⋅mb 0)≫ s1
yo k = xo k ;
T1-1 ye k = (xe k - (xe k ⋅mb 0)≫ s1)≪ s0
yo k = xo k ;
T2 ye k = xe k ≫ s0 + (xo k ⋅mb 0)≫ s1 +
+(xo k - 1 ⋅mb 1)≫ s2;
yo k = xo k ;
T2-1 ye k = (xe k - (xe k ⋅mb 0)≫ s1 -
-(xo k - 1 ⋅mb 1)≫ s2)≪ s0
yo k = xo k ;
Table 2. A set of processing elements for the based on the lifting structures algorithm using arithmetic variable
format
For an explanation of the practical aspects related to the use of the proposed arithmetic, below
an example of the two-channel analysis bank realization on the mother wavelet function db4
[23] is considered. In result of polyphase matrix factorization for a given wavelet basis in the
MATLAB environment the following expression was obtained:
P˜= 1 b1
0
0 1
1 0
(b20 + b21z -1)z 1
1 (b30 + b31z -1)z -1
0 1 ⋅
1 0
(b40 + b41z -1)z 3 1
1 b50z -3
0 1
c1 0
0 c2 . (16)
The coefficients bmn, and also their parameters mb and expb, calculated in accordance with (13),
are presented in table 3.
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Figure 9. Performing operations of a) addition and b) multiplication
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Lifting step
number, i Type u
bi0 bi1
Value mb expb Value mb expb
1 s1(z) 0 -3,1029 -0,7757 2 0 0 -
2 t2(z) 1 -0,0763 -0,6104 -3 0,2920 0,5840 -1
3 s3(z) -1 5,1995 0,6499 3 -1,6625 -0,8313 1
4 t4(z) 3 3,1769 0,7942 2 0,0379 0,6064 -4
5 s5(z) -3 0,3141 0,6282 -1 0 0 -
Table 3. The lifting structures parameters calculated for the wavelet filters db4 (8 taps)
In the figure 10 shown a block diagram of the implementation of two-channel filter bank
analysis for this example. In this scheme, apart from computing elements S1, S2, T 2 (see table
2) in the upper channel of the bank to satisfy the condition of causality delay registers are
inserted (elements z -l , l∈Z).
z-1
Xl,n(z) Xe(z)
Xo(z)
2
2
c1
c2
Xl+1,2n(z)
Xl+1 ,2n+1(z)
S1
+
T2
+
S2
+
T2
+
S1
+
z-1 z-2
Figure 10. Block diagram of two-channel filter bank based on the lifting structures for db4 (see table 2)
In the figure 11a in more detail the first step realization of the analysis bank is considered and
in the figure 11b the last step realization of synthesis bank is shown.
As can be seen from the figure 10 and figure 11, the computing units of analysis and synthesis
procedures in terms of implementation differ only in the signs of constant multiplying
coefficients and the arithmetic shifts positions and directions.
Based on the materials described above, a concrete realization of two-channel bank can be
represented as a vector of parameters containing a set of multiplier constants, shift parameters
and some additional information regarding the delay elements in the intermediate nodes of
the algorithm.
4.3. Accuracy analysis of the algorithm for fixed-point variable format
To analyse of the proposed approach in MATLAB function library was written, which
simulates the process of fixed-point calculating in filter bank with specified structure of the
tree. In the figure 12 is shown the estimation error variance signal recovery, depending on the
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choice of bit internal registers as a result of passing through the two-channel filter bank
analysis / synthesis (in the example used wavelet filters db8). This figure also shows the results
of an experiment using FIR filters, the underlying of the algorithm DWPT. It can be noted that
FIR filter implementation gives better results while using the same registers word length, but
requires twice as many calculations. So in order to achieve the level of error variance in the -70
dB for based on lifting structures implementation requires 16-bit, which are approximately
two bits more than the realization based on FIR. But this drawback is compensated by a
significant reduction of arithmetic operations compared to the direct implementation. Thus,
we conclude that the proposed approach is more efficient in hardware implementation
compared with the bank on the basis of FIR filters.
Figure 12. The variance of the reconstruction signal error dependence on the registers bit capacity in analysis/synthe‐
sis two-channel filter bank systems (wavelet filters are db8): the solid line indicates the results for the proposed algo‐
rithm on the lifting structures, dotted - integer implementation of the same system using a FIR filter
Below we consider another experiment for demonstration of the energy localization properties
by using our fixed-point DWPT algorithm realization. For this a polyharmonic signal was
generated and passed through a five-level decomposition tree fast wavelet transform (division
of the tree is carried out only in the low-frequency components). As an example, the wavelet
functions db2 family was chosen. Thus all range of amplitudes of the wavelet coefficients was
divided by 40 thresholds (these values are plotted on the X-axis of figure 13). Each threshold
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Figure 11. First step of the analysis (a) and the last step of the synthesis (b) bank implementation
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has been mapped to a vector of the obtained analysis wavelet coefficients on condition that
these coefficients are greater than this threshold. Otherwise, the values of the coefficients were
replaced by zeros (i.e. in each vector were discarded unimportant relative to a given threshold
values). For all vectors was performed reconstruction procedure by synthesis filter bank. In
figure 13a, figure 13b for the floating-and fixed-point implementations, respectively, are
shown: solid line – the reconstructed to original signal energy relation (in percentage) de‐
pending on the threshold values; dotted line – the percentage of "discarded" wavelet coeffi‐
cients depending on the chosen threshold.
Based on these results, we note almost complete compliance of floating-point model with the
proposed fixed-point approach. Thus, the fixed-point variable format algorithm DWPT
implementation preserves the energy localization inherent to the wavelet packets.
 
(a) (b) 
Figure 13. Energy estimates of signal reconstruction, depending on the threshold of significant wavelet coefficients
for the based on a floating-point (a) and proposed fixed-point (b) DWPT algorithm implementations
5. DWPT pipeline processor with dynamic reconfigurable architecture
5.1. DAT based reconfigurable signal processing system
The structure of reconfigurable DSP system for signal analysis based on DAT approach consists
of the specific microprocessor oriented on the signal processing (DSP microprocessor) and
DWPT processor itself with the reconfigurable architecture. The DSP microprocessor perform
several task, such as: processing wavelet coefficients X l ,n,k  in subbands (l , n) that corresponds
to the current DWPT tree structure Ei ; estimate H Ei and PE l ,n; obtain the reconfiguration vector
for DWPT processor rl ,n, (l , n)∈Ei. DWPT processor is realized on pipeline architecture with
Design and Architectures for Digital Signal Processing16
dynamic reconfiguration for implementing adaptive DWPT. The length of the pipeline is
obtained from the limited DWPT tree structure (CB - WPD). A great dependence of the process
on the DWPT structure grows leads to the necessity of introducing an easily reconfigurable
parallel-pipeline structure with computation resource C . Thus, the DSP system for audio
processing based on DAT-approach consists as shown on figure 14.
Data Bus
... DSP
Control Bus
BSU 1 PU 1
CU 1
x0,0,k
BSU 2 PU 2
CU 2
BSU 8 PU 8
CU 8
WP PROCESSOR
BSU 9
Figure 14. DAT-based reconfigurable signal processing system
The pipeline architecture is applied for effective implementation of the DWPT algorithm. We
suggest the pipeline architecture for constructing the DWPT lifting based processor. This
architecture integrates the sequential connection of the homogeneous block (buffer/switch unit
(BSU) and processing unit (PU)) that implement a two-channel filter bank that allows parallel
calculating DWPT with an arbitrary tree structure. The maximum number of decomposition
level that can be realize is 8, it is associate with the depth of CB - WPD. The basic decomposition
of DWPT expressed as PU which acts a two-channel filter bank based on the lifting scheme.
The reconfiguration vector rl ,n decoding, memory address generation, PU enabling, data
exchange controlling and the pipe-line synchronizing are performed by the control units (CU).
All this functions in CU at each DWPT processor stages is carried out in parallel. The pipe-line
DWPT processor stages are synchronized according to the DAT’s techniques.
5.2. DWPT lifting based pipeline Processing Unit (PU)
The block diagram of PU is shown in the figure 15. The input sequence xl ,n,k  is split into even
X e and odd X o samples in PU before the processing is started according to the lifting scheme.
The structure of PU has the following abbreviations (see figure 15): wl  is a bit capacity; I  is a
number of elementary steps of the lifting scheme; V PE  is a vectors, each element of it is a set
of the parameters of the same elementary step of the lifting scheme; V BUF  is a vector, each
element of it specify the number of delays, respectively in the upper and lower channels after
the same elementary step. The present elements corresponds to FIFO registers that, on the one
hand are delay elements z -1 in the algorithm and, on the other hand, makes possible a pipelined
realization in architecture for throughput performance increasing. The coefficients c1 and c2
applies to the result of lifting scheme as it described in (11). The estimated hardware resources
required for PU implementation are shown in a table 4.
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Figure 15. Block diagram of the PU
Resource type Utilized
Multipliers wl×wl N+2
Adders(wl – bit capacity) N
Registers(wl – bit capacity) N+1
Multiplexers 2-in-1 (wl – bit capacity) 1
Table 4. Estimation of hardware resources for PU implementation (N – is the number of filter taps)
5.3. Buffer/Switch Unit (BSU)
The BSU realizes double buffering scheme known as “ping-pong” for providing parallel access
to the data for storing results and getting source data from/for PU. The additional channel is
for outputting the result data. The two output streams of samples xl+1,2n,k  and xl+1,2n+1,k  from
l-th PU are stored in BSU and simultaneously l + 1-th PU can get the samples for the next
processing stage. Unified block diagram of BSU is represented in the figure 16. Each BSU in
parallel-pipeline architecture has addressed a different memory size that depends on the
DWPT decomposition level.
The momory amount MV  (taking into account the requirement of double buffering) and the
number of processing units of L , can be expressed as
MV =2⋅ ∑j=1
J K
2l j , L =maxj=1..J l j (17)
where J  is amount of all nodes CB-WPD, l j is a decomposition level, K is a initial frame length
of input signal.
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Figure 16. Unified block diagram of the BSU
In the figure 17 is shown an example of the tree decomposition, given by the set of nodes {(0,0),
(1,0), (1,1), (2,0), (2,1), (2,2), (2.3), (3,0), (3,1)}. It also schematically illustrates the principle of
distribution of blocks of memory for the structure of the tree.
x0,0,k
x3,0,k x3,1,k
x2,1,k x2,2,k x2,3,k
(0,0)
(1,1)(1,0)
(2,0) (2,1) (2,2) (2,3)
PU PU PU
2·K 2·(2·K/2) 2·(4·K/4)
2·(2·K/8)
(3,0) (3,1)
Figure 17. The parallel pipeline architecture for three-level DWPT tree structure
5.4. Rapid prototyping algorithm of pipeline DWPT processor
The prototype of the DWPT processor can be specified as parameters describing the structure
of two-channel filter bank and the vector that defines the limit tree decomposition.
The method of rapid prototyping can be described by the following sequence of actions.
1. Calculating the lifting structure of the dual filter bank based on the original wavelet basis
functions.
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2. Translating the mathematical model for fixed-point arithmetic with the requirements of
accuracy, and limitation of hardware resources (registers and bit computing units).
3. Forming a parameters vector for configure a DWPT processor prototype.
4. Estimating the cost of hardware prototype implementation.
5. Estimating computation characteristics of the DWPT procressor prototype.
6. Generating the output files of the synthesized VHDL-description of the DWPT processor.
5.5. FPGA based hardware implementation of the pipeline DWPT processor
For estimation of performance and resource utilization the present architecture has been
implemented on Xilinx FPGA XC3s2000. The realized pipeline DWPT processor has following
features. The number of decomposition levels is limited by eight. The mother wavelet function
Db8 (16 taps) transformed into nine lifting steps is used. The input and output data has the 16
bits word length, the capacity of internal computing is 18 bits. The present implementation
doesn’t have FIFO stages in PU that allows minimizing hardware resources. The processed
frame size can be selected in a range from 128 to 1024 samples. Each BSU contains the pair of
two 1024×16 bits block RAMs that is used for realizing double buffering scheme. The PU
hardware resources utilization are shown in a table 5 and complete processor implementation
resources are presented in table 6.
Resource type Utilized
4 input look-up tables 788
flip-flops 226
MULT18x18s 18
Table 5. Estimations of hardware resource for FPGA-based PU implementation.
Resource type Utilized, pcs. Percentage wise, %
4 input look-up tables 31356 76
flip-flops 3037 7
RAMB16 16 40
MULT18x18s 40 100
Table 6. Hardware resource estimations for WP processor implementation on XC3s2000
In the figure 18 the protopyte board of dynamic reconfigurable pipeline DWPT processor is
shown.
The implemented design performance is 8 MSPS. So, if the sample rate of input audio signal
is 44100 Hz then the time cost for computation of wavelet coefficients is 0.6% from all time
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resource. For example, the 512 samples frame size (~11.6 ms) processing take approximately
0.064 ms on presented DWPT lifting based pipeline processor. The rest time is distributed
between the dynamic DWPT tree decomposition algorithms, wavelet coefficients post-
processing and transfer operation.
 
 1 
 2 
 3 
DSP: TMS320C6713 
Xilinx: 
XC3S2000 
ADC/DAC SDRAM 
FLASH memory 
Figure 18. Protopyte board of dynamic reconfigurable pipeline DWPT processor
5.6. DAT based dynamic reconfigurable architecture algorithm
Suppose that for some audio input frame is the space of trees structures E , which is processing
a stream-flow or parallel reconfigurable processor (m, rl ,n), where m is a number of processor
stages, rl ,n is a processor reconfigurable parameters vector of the structure corresponding to
the decomposition of tree DWPT (l , n)∈E i. The limit corresponds to a tree
CB - WPD :  (l ,  n)∈ECB. Next, on the basis of the growing algorithm, described in section 3,
the DWPT tree structures are formed, for example, E1, E2, E3 for which restrictions are checked
ECB, as well as the calculated information density H Ei. Based on that, if it turns out
H E3 < H E2 < H E1, the structure of the E3 to the required frequency-time resolution processing of
the frame. Reconfigurable processor DWPT determined by the current vector of reconfigurable
parameters:
rl ,n = (α1,  β0, β1), (α2,  β0, β1, β2, β3), … (α2,  β0, …, βn) (18)
where αl  and βn takes the values 0 or 1.
Parameters αl  determine the transition to a new level of large-scale tree DWPT l , i.e. include
signal processing in the next processor step m:
αl = { 1,0,   if H Ei < H Ei -1 and Ei∉ECBotherwise . (19)
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In turn, a group of parameters βn includes n nodes at the level l :
βn = {1,0, ifPEl ,n > PEl+1,2n + PEl+1,2n+1otherwise . (20)
Thus, the transition of signal processing according to the DWPT tree structure Ei on the
architecture of the processor Em,i for processing on the architecture of Em+1,i+1, in accordance
with the tree structure Ei+1 is the vector according to the reconfigurable parameters rl ,n,
(l , n)∈Ei+1:
Em+1,i+1 = rl ,n ⋅Em,i. (21)
From basic principles of psychoacoustics follows that human perception of acoustic informa‐
tion is quite inert, from 5 ms to 300 ms. Masking forward and backward is approximately 20
ms. With a input audio signal frame length of 5 ms. and processing delay determined by a
single stage parallel pipeline processor, we can assume that the delay in processing the input
signal (l - 2) th levels of the processor (the maximum value of l =8 for CB - WPD) much smaller
than the temporal instability signal perceived by man. This allows you to organize multi-frame
processing on the basis of parallel pipeline processors, a reconfiguration of the structure DWPT
processor to determine the variability of the current signal frame - a frame for which to calculate
the cost function H Ei.
frame 1
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1
1
1
1
1
1
1
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0
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0
0
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1 1
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Figure 19. The timing diagram of control signals change for three consecutive frames of the audio
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The profile of the time parameters αl  and βn, the transformation vector processor rl ,n, in
accordance with the tree structure (l , n)∈Ei for three consecutive frames of the audio signal
is shown in figure 19. DWPT tree structures that you see dotted line in figure 20 for the
respective frames, determine options for their future growth in accordance with the obtained
values of the perceptual entropy PEl ,nat each node of the tree, but, for example, a value that
indicates the informative density H Em,i of the resulting decomposition tree DWPT shows the
ineffectiveness of further growth of the tree structure.
l=1
l=2
l=3
n=0 n=1
n=0 n=1 n=2 n=3
n=0 n=1 n=0 n=1
n=0n=1 n=2 n=3
n=0 n=1 n=4 n=5 n=2 n=3 n=6 n=7
Figure 20. DWPT tree structures for figure 19
Thus, the DWPT trees structure Ei, described by the nodes (l , n), as well as the corresponding
reconfiguration vector DWPT processor are obtained according to the algorithm of dynamic
reconfiguration shown in the figure 21 and can be written as following:
for 1st frame: E1 = { (1,0); (1,1) ,  (2,0); (2,1); (2,2)(2,3) } and vector is
r1 = (1,1, 1), (1,1, 0,1, 0), (0) ;
for 2nd frame: E2 = { (1,0); (1,1) ,  (2,0); (2,1) }, and vector is r2 = (1,1, 0), (1,0, 1, × , × ), (0) ;
for 3rd frame E3 = { (1,0); (1,1) ,  (2,2); (2,3) }, and vector is r3 = (1,0, 1), (× , × , 0,1), (0) .
This algorithm of dynamic reconfiguration allows obtaining a suboptimal solution for DWPT
analysis. The advantages of the above algorithm can be summarized as: pruning method is a
top-down method, DWPT pruning can be viewed as a split process, i.e. we have the temporal
construction DWPT tree for each signal frame that is ideal decision for real time processing
implemented in a reconfigurable hardware.
The processing of the first nine frames in the pipeline DWPT processor is shown in the figure
22 where j is a number of the frame which was loaded to DWPT processor in the current time
for processing according to the DWPT tree structure Em,i of the current frame i. The compu‐
tation process at each stage of pipeline DWPT processor schematically shows with cubes,
where cube mean a frame processing on corresponding DWPT processor stage. The cube
“Master” means that on this stage a current frame is used for actual DWPT tree structure
creation. The cube “Slave” means that on this stage a current frame is processed according to
the actual DWPT tree structure. The cube “Master (suboptimal decomposition)” means that
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on this stage the suboptimal decomposition is fund for the current frame. The cube “Slave
(suboptimal decomposition)” means that on this stage the suboptimal decomposition is fund
for the current frame but it is slave. The last cube “Master (no optimal decomposition)” means
that on this stage no optimal decomposition is detected. Here, the current frame i, for example
i =0, as it show in the figure 22, sets a master and begin from the stage m =0 consequentially
processed on each stage in DWPT processor, involving new frames i =1,2, 3… as slave in
processing while no optimal decomposition for the master will find at stage m =2. The
Suppose, a computation resource ሺ݉, ݎ௟,௡ሻ is limited by ܥ, the limiting DWPT tree structure is ܥܤ െܹܲܦ:	ሺ݈, ݊ሻ ∈ ܧ஼஻, 
the required computation resource of ݅-th DWPT tree ሺ݈, ݊ሻ ∈ ܧ௜ is defined as value ܿ௜, the split decision of dividing the 
parent node ሺ݈, ݊ሻ on the two children ሺ݈ ൅ 1,2݊ሻ and ሺ݈ ൅ 1,2݊ ൅ 1ሻ is referred as a ݏ݌݈݅ݐሺ݈, ݊ሻ where ݈ is a 
transformation scale level, ݊ is ݊-th node of the level ݈, ݉ is a stage of DWPT processor and number of the input frame 
of the audio signal is ݆. 
 
STEP 1. Let ݆ ൌ 1, ݉ ൌ 1, ݈ ൌ 0 and ݏ݌݈݅ݐሺ݈, ݊ሻ ൌ ܻܧܵ, ݎ௟,௡ ൌ ܻܧܵ, DWPT tree root node is ሺ0,0ሻ for the first frame 
of the input audio signal with perceptual entropy ܲܧ଴,଴, information densityܪாబ,బ   and reconfiguration 
process is allowed. 
STEP 2. ݅ ൌ ݆, the first frame of the input audio signal defines growing process of DWPT  tree structure. Making 
the signal decomposition is based on 1st PU. 
STEP 3. Estimate the perceptual entropy in each node ܲܧ௟,௡ and information density ܪாభ,భ of the DWPT  tree 
structure. 
STEP 4. Check the DWPT  tree structure information density ܪாଵ,ଵ in comparison with the DWPT  tree ܧ଴,଴ 
IF ܪாబ,బ ൏ ܪாభ,భ, 
THEN that is not an audio signal, the coefficients are not processed and GOTO STEP 1. 
STEP 5. ݈ ൌ ݈ ൅ 1. 
IF ݈– 1 ൐ maximum of the scale level of the limiting DWPT  tree structure ܥܤ െܹܲܦ, 
THEN STOP – the growing process for the DWPT  tree structure ܧ௜,௠ is finished. 
STEP 6. Check the DWPT  tree structureܧ௜,௠   nodes belonging to ܥܤ െܹܲܦ:	ܧ஼஻: 
IF ሺ݈, ݊ሻ ∈ ܧ௠,௜ ൌ ሺ݈, ݊ሻ ∈ ܧ஼஻, 
THEN ݎ௟,௡ ൌ ܱܰ. 
STEP 7. ݉ ൌ ݉ ൅ 1. DWPT  tree structure ܧ௜,௠ growing is performed as follows 
FOR each node ݊ of the level ݈: 
- estimate and check the adequacy of the DWPT  tree computation resource ܿ௜,௠: 
IF ܿ௜,௠ ൐ ܥ, 
THEN ݎ௟,௡ ൌ ܱܰ and ܱܵܶܲ – the growing process for the DWPT  tree structure ܧ௜,௠ is 
finished. 
- perform the decomposition of the parent node ሺ݈, ݊ሻ. 
- calculate the perceptual entropy into the child nodes ܲܧ௟ାଵ,ଶ௡ and ܲܧ௟ାଵ,ଶ௡ାଵ : 
IF ܲܧ௟,௡ ൒ ܲܧ௟ାଵ,ଶ௡ ൅ ܲܧ௟ାଵ,ଶ௡ାଵ, 
THEN ݏ݌݈݅ݐሺ݈, ݊ሻ ൌ ܻܧܵ, ݎ௟,௡ ൌ ܻܧܵ 
ELSE ݏ݌݈݅ݐሺ݈, ݊ሻ ൌ ܱܰ, ݎ௟,௡ ൌ ܱܰ. 
STEP 8. ݆ ൌ ݆ ൅ 1. Read the next frame of the input audio signal. It will be processed according to DWPT  tree 
structure ܧ௜,௠. 
STEP 9. Estimate the information density ܪா೔,೘ of the DWPT  tree structure ܧ௜,௠: 
IF ܪா೔,೘ ൐ ܪா೔,೘షభ, 
THEN ݎ௟,௡ ൌ ܱܰ and ܱܵܶܲ – the growing process for the DWPT  tree structure ܧ௜,௠ is 
finished. 
STEP 10. GOTO STEP 5. 
STOP. Suboptimal DWPT  tree structure for the ith input frame of the audio signal is ܧ௜,௠ିଵ, ݉ ൌ ݉െ 2, ݈ ൌ ݈ െ 2, ݅ ൌ ݅ ൅ 1. GOTO STEP 5. 
Figure 21. Algorithm of dynamic reconfiguration
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suboptimal decomposition for master was founded on stage m =1. The result DWPT coeffi‐
cients of the frame i =0are removed from DWPT processor and next frame i =1 sets as a master
and process is repeated while no optimal decomposition for the master will find at stage
m =3. The suboptimal decomposition for the current frame i =1 was at stage m =2then the result
DWPT coefficients removed from DWPT processor and next frame i =2 sets as a master. As we
can see, the decomposition is not optimal for the current frame i =2 then the suboptimal
decomposition is at stage m =1 and next frame i =3 becomes a master. In the figure 22 is shown
how DWPT tree is growing and involving a frames to computation process and how it rolling
back with removing frames from the process. The reconfiguration in DWPT processor is based
on the formation of transformation vectors rl ,n according to the algorithm of dynamic trans‐
formation DWPT tree structure mentioned on figure 21 which is formed in DSP processor.
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Figure 23. The input signal analysis in DWPT processor
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Figure 22. Diagram of the dynamic reconfiguration DWPT tree structures and multi-frame processing in the parallel-
pipeline DWPT processor
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Figure 24. Time schedule operation in the DSP processor
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Figure 25. Run-time of the procedure 1, depending on a number of stages m
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Figure 26. Run-time of the procedure 2, depending on the number of stages m
The complete input signal analysis in DWPT processor is demonstrated in the figure 23. The
input signal is segmented on a frame with minimal overlapping and analysed. The frame
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length in a time is equal 22.3 ms. At the same time for frames to be processed under the current
structure of the tree Em,i on the steps m of DWPT processor, a DSP processor shall monitor the
implementation of the procedures such as: the masking threshold calculation algorithm as it
described in appendix A [24] (procedure 1), perceptual entropy PEl ,n assessment based on (4)-
(5) (procedure 2) and the entropy of the DWPT tree structure H E  estimation according to (1)-
(3) (procedure 3). The time schedule for DSP processor (250 MHz, 32 bit floating point DSP
microprocessor) based on the listened above procedures are shown in the figure 24. The run
time of procedure 1 and procedure 2 are showed in the figure 25 and figure 26 correspondingly
as it is mentioned the computational time is not a constant, it depends on the number of stages
m in DWPT processor involving in the input frames processing.
The output signal synthesis in DWPT processor is demonstrated in the Figure 27. The moni‐
toring system loads the input frame i to the appropriate level m of DWPT processor. Move the
frame i to the next stage of the processor is executed when the monitoring system takes the
next frame i + 1, which will need to get involved is to step DWPT processor. To coordinate the
work performed at each stage of the processor, it is necessary to introduce a delay, multiple
processing time of one frame at one stage, the most rhythmic work will be provided by the
parallel pipeline structure of DWPT processor.
i=1,   t
i=2,   t
i=3,   t
i=4,   t
time
Reconstructed output audio signal
Concatenation of reconstructed audio signal 
frames
Synthesis filter bank on 
WP processor
i=1, 23 t
i=3, 24 t
i=6, 25 t i=7, 25 t
i=1, 22 t
i=2, 24 t
i=5, 25 t
i=4, 24 t i=5, 24 t i=6, 24 t
i=2, 23 t
i=4, 25 t
i=3, 23 t i=4, 23 t i=5, 23 t
i=2, 22 t i=3, 22 t i=4, 22 t
i=1, 21 t i=2, 21 t i=3, 21 t
time
time
time
time
m=5
m=4
m=3
m=2
m=1
i=5,   t
i=6,   t
Delay
Delay
Figure 27. The output signal synthesis in DWPT processor
6. Conclusion
In the given paper the dynamic reconfigurable lifting based adaptive DWPT processor was
presented. The lifting scheme allows to reduce on halve the number of multiplications and
summations and increase the processing speed. Appling DAT-based approach as the design
techniques for time-varying DWPT decomposition allows us to construct dynamically adapted
to input signal DWPT analysis. The reconfigurable system offers several advantages over
competing alternatives: faster and smaller than general purpose hardware solutions; lower
development cost than dedicated hardware solutions; dynamic reconfigurable supports
multiple algorithms within a single application; multi-purpose architecture generates volume
Dynamic Reconfigurable on the Lifting Steps Wavelet Packet Processor with Frame-Based Psychoacoustic Optimized
Time-Frequency Tiling for Real-Time Audio Applications
http://dx.doi.org/10.5772/51604
27
demand for a single hardware design. The proposed techniques optimize system performance
and, in addition, provide a convenient framework within which on-going research in the areas
of non-uniform filter bank applied to speech/audio coding algorithms and reconfigurable
architectures can be synergistically combined to enable the design of reconfigurable high-
performance DSP systems.
Thus, the proposed dynamic reconfigurable DWPT processor with frame-based psychoacous‐
tic optimized time-frequency tilling is successfully applicable for several application such as
monophonic full-duplex audio coding system [18] and scalable audio coding based on hybrid
signal decomposition where the transient part of the signal is modelled on psychoacoustic
motivated frame based adaptive DWPT in marching pursuit algorithm [24]. The advantages
of this DWPT processor is better viewed by considering the DWPT growing as a splitting
process, i.e. the temporal construction DWPT tree created for each signal frame presents an
ideal decision for real time processing implemented in a reconfigurable hardware.
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